 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| HI-8020/HI-8120 September 2006 CMOS HIGH VOLTAGE DISPLAY DRIVER PIN CONFIGURATION (Top View) S26 S25 S24 S23 S22 S21 S20 DOUT 32 BP S19 S18 6 5 4 3 2 1 44 43 42 41 40 39 38 GENERAL DESCRIPTION The HI-8020 & HI-8120 high voltage display drivers are functional replacements for the AMI S5420 and Micrel MIC8013/8014 series. These CMOS products are designed to drive liquid crystal displays by converting 5 volt serial data to parallel segment and backplane waveforms with amplitudes up to 30 volts. The HI-8020 & HI-8120 differ from the HI-8010 by only the shift register clock and chip select gating logic. The HI-8020 has TTL logic inputs whereas the HI-8120 has CMOS logic inputs. Both devices can drive up to 38 segments and have 3 possible shift register data taps to provide options to cascade devices for larger displays. Data is clocked into a 38 stage shift register and parallel latched before the output translators by a Load input. The HI-8020 & HI-8120 are available in ceramic leadless chip carriers and plastic PLCC packages. S27 S28 S29 S30 S31 S32 N/C VSS CS CL LD 7 8 9 10 11 12 13 14 15 16 17 HI-8020J-85 & HI-8120J-85 44 - PIN PLASTIC PLCC 18 19 20 21 22 23 24 25 26 27 28 37 36 35 34 33 32 31 30 29 S17 S16 S15 VEE S14 S13 S12 S11 S10 S9 S8 FEATURES ! 5 volt input translated to 30 volts or less ! Pin-out adaptable to drive 30, 32 or 38 LCD segments ! RC oscillator or high voltage (BP) clock input ! TTL compatible inputs (HI-8020 only) ! CMOS compatible inputs (HI-8120 only) ! Low power consumption ! Industrial (-40C to +85C) & Military (-55C to +125C) temperature ranges ! Pin for pin compatible with the Micrel MIC8010/8011 series and the AMI S4520 series drivers ! Cascadable ! Military level processing available (See page 4 for additional package pin configurations) FUNCTIONAL BLOCK DIAGRAM DIN CL CS LE DATA IN DIN LCDO LCDOOPT VDD S1 S2 S3 S4 S5 S6 S7 38 Stage Shift Register CLK DOUT 38 DOUT 32 DOUT 30 LD LCDO OPT LCDO Oscillator Divider Vo l t a g e Tr a n s l a t o r 38 Bit Latch Vo l t a g e Tr a n s l a t o r s H i g h Vo l t a g e Drivers APPLICATIONS ! ! ! ! Dichroic Liquid Crystal Displays Standard Liquid Crystal Displays Vacuum Fluorescent Displays MEMS Drivers H i g h Vo l t a g e B u ff e r BP SEGMENTS (DS8020 Rev. E) HOLT INTEGRATED CIRCUITS www.holtic.com 09/06 HI-8020/HI-8120 Series FUNCTIONAL DESCRIPTION Whenever a Logic "0" is applied to the Chip Select (CS) input, one bit of data is clocked into the shift register from the serial data input (DIN) with each negative transition of the Clock (CL) input. A Logic "1" present at the Load (LD) input will cause a parallel transfer of data from the shift register to the data latch. If the Load (LD) input is held high while data is clocked into the shift register, the latch will be transparent. All four logic inputs are TTL compatible on the HI-8020 and CMOS compatible on the HI-8120. To display segments, a Logic "1" is stored in the appropriate shift register bit position, and the segment output is out-ofphase with the backplane. The backplane output functions in 1 of 2 modes; externally driven or self-oscillating. When the LCDO input is externally driven with the LCDOOPT input open circuit (Figure 2), the backplane output will be in-phase with LCDO. Utilizing the self-oscillating mode, inputs LCDO and LCDOOPT are tied together and connected to an RC circuit (Figure 3). A 150KW resistor with a 470pF capacitor generates an approximate backplane frequency of 100Hz. The LCDO/LCDOOPT oscillator frequency is divided by 256 to determine the backplane output frequency. The resistor value (R) must be at least 30KW for proper self-oscillator operation. For displays having a number of segments greater than 38, two or more of the display drivers may be cascaded together by connecting the serial data output (DOUT) from the first driver, to the serial data input (DIN) of the following driver, etc.(See Figures 2 & 3). Data out (DOUT) will change state C R on the rising edge of the Clock (CL). Clock (CL), Load (LD) and Chip Select (CS) should be tied in common with each other, respectively, between all cascaded display drivers. INTERNAL OSCILLATOR CIRCUIT / 256 Q LCDO LCDO OPT TO BACKPLANE TRANSLATOR AND DRIVER Figure 1. TIMING DIAGRAM CL INPUT tCL DIN INPUT VALID VALID tDS tDH CS INPUT tCSS tCSH LD INPUT tLCS tCSL tCDO DOUT OUTPUT VALID VALID tLS tLW VALID HOLT INTEGRATED CIRCUITS 2 HI-8020/HI-8120 Series ABSOLUTE MAXIMUM RATINGS Voltages referenced to VSS = 0V Supply Voltage VDD........................ 0V to 7V VEE................VDD-35V to 0V Voltage at any input, except LCDO..-0.3 to VDD+0.3V Voltage at LCDO input...............VDD-35 to VDD+0.3V DC Current any input pin...................................10 mA Power Dissipation......................................................300 mW Operating Temperature Range - Industrial........-40 to +85C Operating Temperature Range - Hi-Temp/Mil..-55 to +125C Storage Temperature Range...........................-65 to +150C NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. DC ELECTRICAL CHARACTERISTICS VDD = 5V, VEE = -25V, VSS = 0V, TA = Operating Temperature Range (unless otherwise specified). PARAMETER Operating Voltage Supply Current SYMBOL VDD IDD IEE CONDITION Static, No Load Static, No Load fBP=100Hz MIN 3.0 TYP MAX 7.0 225 150 UNITS V A A V V V V V V A pF KW W mA mA Input Low Voltage, HI-8020 (except LCDO) Input High Voltage, HI-8020 (except LCDO) Input Low Voltage, HI-8120 (except LCDO) Input High Voltage, HI-8120 (except LCDO) Input Low Voltage (LCDO) Input High Voltage (LCDO) Input Current Input Capacitance (not tested) Segment Output Impedance Backplane Output Impedance Data Out Current: VILTTL VIHTTL VILCMOS VIHCMOS VILX VIHX IIN CI RSEG RBP IDOH IDOL IL = 10A IL = 10A Source Current, VOH = 4.5V Sink Current, VOL = 0.5V VIN = 0 to 5V 0 2 0 0.7 VDD VEE 3.5 0.8 VDD 0.3 VDD VDD 3 VDD 1 5 10 450 15 600 -0.6 0.6 AC ELECTRICAL CHARACTERISTICS VDD = 5V, VEE = -25V, VSS = 0V, TA = Operating Temperature Range (unless otherwise specified). PARAMETER Clock Period Clock Pulse Width Data In - Setup Data In - Hold Chip Select - Setup to Clock Chip Select - Hold to Clock Load - Setup to Clock Chip Select - Setup to Load Load Pulse Width Chip Select - Hold to Load SYMBOL tCL tCW tDS tDH tCSS tCSH tLS tCSL tLW tLCS VDD 5V 5V 5V 5V 5V 5V 5V 5V 5V 5V MIN 1200 520 50 400 200 450 500 300 500 300 TYP MAX UNITS ns ns ns ns ns ns ns ns ns ns Data Out Valid, from Clock tCDO 5V 800 ns HOLT INTEGRATED CIRCUITS 3 HI-8020/HI-8120 Series CASCADING - EXT. OSCILLATOR LD CL CS CS DIN CL LD DOUT CS DIN CL LD DOUT CS DIN CL LD DOUT CASCADING - RC OSCILLATOR LD CL CS CS DIN 150KW CL LD DOUT CS DIN CL LD DOUT CS DIN CL LD DOUT HI-8020J-85 LCDO BP HI-8020J-85 LCDO BP HI-8020J-85 LCDO BP HI-8120J-85 LCDO LCDO OPT BP HI-8120J-85 LCDO LCDO OPT BP HI-8120J-85 LCDO LCDO OPT BP 470pf SEGMENTS 1 - 33 SEGMENTS BACK 33 - 64 PLANE SEGMENTS 65 - 96 SEGMENTS 1 - 32 SEGMENTS BACK 33 - 64 PLANE SEGMENTS 65 - 96 Figure 2 Figure 3 PIN DESCRIPTIONS SYMBOL VSS CS CL LD DIN LCD0 LCD0OPT VDD VEE DOUT BP Segments FUNCTION POWER INPUT INPUT INPUT INPUT INPUT OUTPUT POWER POWER OUTPUT OUTPUT OUTPUT 0 Volts Logic input Logic input Logic input Logic input Analog input Analog output 5 Volts 0 Volts to -30 Volts Logic output Display drive output Display drive output DESCRIPTION Chip select Clocks shift register on negative edge and DOUT pins on positive edge Segment outputs equal shift register data if Load is high Shift register data input Display clock input and is always bonded out. Can swing from VEE to VDD Bonded out only if an RC oscillator is required Selected pinout can provide shift register taps at positions 30, 32, 34, or 38 Low resistance drive for the backplane and swings from VDD to VEE High resistance drive for each segment and swings from VDD to VEE ADDITIONAL HI-8020/HI-8120 PIN CONFIGURATIONS (See page 1 for the 44-Pin Plastic PLCC) S26 S25 S24 S23 S22 S21 S20 DOUT 38 BP S19 S18 S17 S26 S25 S24 S23 S22 S21 S20 DOUT 38 BP S19 S18 S17 S16 S15 VEE S14 S13 S12 S11 S10 S9 S8 S7 S6 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 VSS CS 7 8 9 10 11 12 13 14 15 16 17 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 VSS CS 7 8 9 10 11 12 13 14 15 16 17 6 5 4 3 2 1 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 6 5 4 3 2 1 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 HI-8020S-61 HI-8120S-61 HI-8020SM-62 & HI-8120SM-62 48 - PIN CERAMIC LCC HI-8020S-63 HI-8120S-63 HI-8020SM-64 & HI-8120SM-64 48 - PIN CERAMIC LCC 18 31 19 20 21 22 23 24 25 26 27 28 29 30 18 31 19 20 21 22 23 24 25 26 27 28 29 30 S16 S15 VEE S14 S13 S12 S11 S10 S9 S8 S7 S6 CL LD DIN LCDO / LCDOOPT HOLT INTEGRATED CIRCUITS 4 CL LD DIN LCDO VDD S37 S38 S1 S2 S3 S4 S5 VDD S37 S38 S1 S2 S3 S4 S5 HI-8020/HI-8120 Series ORDERING INFORMATION HI - 8XXX J X - 85 (44-pin Plastic J Lead) PART NUMBER LEAD FINISH Blank F PART NUMBER Tin / Lead (Sn / Pb) Solder 100% Matte Tin (Pb-free, RoHS compliant) INPUT LOGIC NUMBER OF SEGMENTS MASTER/ SLAVE TEMPERATURE RANGE FLOW BURN IN 8020 8120 TTL CMOS 32 32 BOTH BOTH -40C TO +85C -40C TO +85C I I NO NO HI - 8XXX XX - XX (48-pin Ceramic Leadless Chip Carrier) PART NUMBER MASTER/ SLAVE TEMPERATURE RANGE FLOW BURN IN LEAD FINISH S - 61 SM - 62 S - 63 SM - 64 PART NUMBER MASTER MASTER SLAVE SLAVE INPUT LOGIC -40C TO +85C -55C TO +125C -40C TO +85C -55C TO +125C NUMBER OF SEGMENTS I M I M NO YES NO YES Gold (Pb-free, RoHS compliant) Tin / Lead (Sn / Pb) Solder Gold (Pb-free, RoHS compliant) Tin / Lead (Sn / Pb) Solder 8020 8120 TTL CMOS 38 38 HOLT INTEGRATED CIRCUITS 5 HI-8020/HI-8120 Series SEMI-CUSTOM PACKAGING The above part numbers represent the standard configurations of the HI-8020 & HI-8120 products. They can also be provided with a varied number of output segments (30, 32 and 38), with either industrial or military screening and in a wide variety of packages. Listed below are currently available packages. Please contact the Holt Sales Department for your specific requirements. PACKAGE DESCRIPTION PLASTIC DUAL-IN-LINE (PDIP) # LEADS 40 48 PLASTIC QUAD FLAT PACK (PQFP) PLASTIC J-LEAD CHIP CARRIER (PLCC) CERAMIC DUAL-IN-LINE (CDIP) 52 44 40 48 CERAMIC LEADLESS CHIP CARRIER (LCC) 40 48 CERAMIC J-LEAD CHIP CARRIER 44 48 CERAMIC LEADED CHIP CARRIER 40 48 HOLT INTEGRATED CIRCUITS 6 HI-8020/HI-8120 PACKAGE DIMENSIONS inches (millimeters) 44-PIN PLASTIC PLCC Package Type: 44J PIN NO. 1 .045 x 45 PIN NO. 1 IDENT .045 x 45 .050 .005 (1.27 .127) .690 .005 (17.526 .127) SQ. .653 .004 (16.586 .102) SQ. .031.005 (.787 .127) .017 .004 (.432 .102) SEE DETAIL A .172 .008 (4.369 .203) .610 .020 (15.494.508) .009 .011 .015 .002 (.381 .051) .020 MIN (.508 MIN) R .025 .045 DETAIL A 48-PIN CERAMIC LEADLESS CHIP CARRIER Package Type: 48S PIN 1 IDENT. .090 MAX. (2.286 MAX.) .040 .007 (1.016 .178) PIN 1 IDENT. .563 .009 (14.300 .228) SQ. .020 TYP. (.508 TYP.) .040 TYP. (1.016 TYP.) HOLT INTEGRATED CIRCUITS 7 |
Price & Availability of HI-8120SM-64
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |